"Localized Verification of Circuit Descriptions."

Jørgen Staunstrup, Stephen J. Garland, John V. Guttag (1989)

> Home

Details and statistics

DOI: 10.1007/3-540-52148-8_29

access: closed

type: Conference or Workshop Paper

metadata version: 2017-05-19

- view
  - electronic edition via DOI
  - unpaywalled version
  authority control:
- export record
  dblp key:
  - conf/avmfss/StaunstrupGG89
- ask others
- share record
  persistent URL:
  - https://dblp.org/rec/conf/avmfss/StaunstrupGG89
Jørgen Staunstrup, Stephen J. Garland, John V. Guttag:
Localized Verification of Circuit Descriptions. Automatic Verification Methods for Finite State Systems 1989: 349-364

manage site settings

To protect your privacy, all features that rely on external API calls from your browser are turned off by default. You need to opt-in for them to become active. All settings here will be stored as cookies with your web browser. For more information see our F.A.Q.