"A Memory-Efficient Accelerator for 128-Parallel Sequence-to-Graph ..."

Zhe-Wei Shen, Jheng-Syun Huang, Yi-Chang Lu (2024)

> Home

Details and statistics

DOI: 10.1109/BIOCAS61083.2024.10798330

access: closed

type: Conference or Workshop Paper

metadata version: 2025-01-31

- view
  - electronic edition via DOI
  - unpaywalled version
  authority control:
- export record
  dblp key:
  - conf/biocas/ShenHL24
- ask others
- share record
  persistent URL:
  - https://dblp.org/rec/conf/biocas/ShenHL24
Zhe-Wei Shen, Jheng-Syun Huang, Yi-Chang Lu:
A Memory-Efficient Accelerator for 128-Parallel Sequence-to-Graph Alignment in Variant-Enriched Regions. BioCAS 2024: 1-5

manage site settings

To protect your privacy, all features that rely on external API calls from your browser are turned off by default. You need to opt-in for them to become active. All settings here will be stored as cookies with your web browser. For more information see our F.A.Q.