"Efficient Multiplier and FPGA Implementation for NTRU Prime."

Huapeng Wu, Xi Gao (2021)

> Home

Details and statistics

DOI: 10.1109/CCECE53047.2021.9569160

access: closed

type: Conference or Workshop Paper

metadata version: 2021-11-04

- view
  - electronic edition via DOI
  - unpaywalled version
  authority control:
- export record
  dblp key:
  - conf/ccece/WuG21
- ask others
- share record
  persistent URL:
  - https://dblp.org/rec/conf/ccece/WuG21
Huapeng Wu, Xi Gao:
Efficient Multiplier and FPGA Implementation for NTRU Prime. CCECE 2021: 1-5

manage site settings

To protect your privacy, all features that rely on external API calls from your browser are turned off by default. You need to opt-in for them to become active. All settings here will be stored as cookies with your web browser. For more information see our F.A.Q.