"Leakage Power Analysis of Multi-bit Adders Using Transistor Gate Length ..."

Savithra Eratne, Claudia Romo, Eugene John (2010)

> Home

Details and statistics

DOI: —

access: unavailable

type: Conference or Workshop Paper

metadata version: 2010-12-06

- no documents available
- export record
  dblp key:
  - conf/cdes/EratneRJ10
- ask others
- share record
  persistent URL:
  - https://dblp.org/rec/conf/cdes/EratneRJ10
Savithra Eratne, Claudia Romo, Eugene John:
Leakage Power Analysis of Multi-bit Adders Using Transistor Gate Length Increase. CDES 2010: 61-66

a service of

manage site settings

To protect your privacy, all features that rely on external API calls from your browser are turned off by default. You need to opt-in for them to become active. All settings here will be stored as cookies with your web browser. For more information see our F.A.Q.