Stop the war!

Остановите войну!

for scientists:

default search action

combined dblp search
author search
venue search
publication search

ask others

"NTTGen: a framework for generating low latency NTT implementations on FPGA."

Yang Yang et al. (2022)

> Home

Details and statistics

DOI: 10.1145/3528416.3530225

access: closed

type: Conference or Workshop Paper

metadata version: 2022-12-07

- view
  - electronic edition via DOI
  - unpaywalled version
  authority control:
- export record
  dblp key:
  - conf/cf/0111KKP22
- ask others
- share record
  persistent URL:
  - https://dblp.org/rec/conf/cf/0111KKP22
Yang Yang, Sanmukh R. Kuppannagari, Rajgopal Kannan, Viktor K. Prasanna:
NTTGen: a framework for generating low latency NTT implementations on FPGA. CF 2022: 30-39

a service of

manage site settings

To protect your privacy, all features that rely on external API calls from your browser are turned off by default. You need to opt-in for them to become active. All settings here will be stored as cookies with your web browser. For more information see our F.A.Q.