"Design with sub-10 nm FinFET technologies."

Lawrence T. Clark, Vinay Vashishtha (2017)

> Home

Details and statistics

DOI: 10.1109/CICC.2017.7993720

access: closed

type: Conference or Workshop Paper

metadata version: 2017-07-28

- view
  - electronic edition via DOI
  - unpaywalled version
  authority control:
- export record
  dblp key:
  - conf/cicc/ClarkV17
- ask others
- share record
  persistent URL:
  - https://dblp.org/rec/conf/cicc/ClarkV17
Lawrence T. Clark, Vinay Vashishtha:
Design with sub-10 nm FinFET technologies. CICC 2017: 1-87

manage site settings

To protect your privacy, all features that rely on external API calls from your browser are turned off by default. You need to opt-in for them to become active. All settings here will be stored as cookies with your web browser. For more information see our F.A.Q.