"A 65nm CMOS, ring-oscillator based, high accuracy Digital Phase Lock Loop ..."

Anant S. Kamath, Biman Chattopadhyay, Gopalkrishna Nayak (2009)

> Home

Details and statistics

DOI: 10.1109/CICC.2009.5280765

access: closed

type: Conference or Workshop Paper

metadata version: 2017-05-17

- view
  - electronic edition via DOI
  - unpaywalled version
  authority control:
- export record
  dblp key:
  - conf/cicc/KamathCN09
- ask others
- share record
  persistent URL:
  - https://dblp.org/rec/conf/cicc/KamathCN09
Anant S. Kamath, Biman Chattopadhyay, Gopalkrishna Nayak:
A 65nm CMOS, ring-oscillator based, high accuracy Digital Phase Lock Loop for USB2.0. CICC 2009: 547-550

manage site settings

To protect your privacy, all features that rely on external API calls from your browser are turned off by default. You need to opt-in for them to become active. All settings here will be stored as cookies with your web browser. For more information see our F.A.Q.