"A 32 Gb/s ADC-based PAM-4 receiver with 2-bit/stage SAR ADC and ..."

Shiva Kiran et al. (2018)

Details and statistics

DOI: 10.1109/CICC.2018.8357008

access: closed

type: Conference or Workshop Paper

metadata version: 2022-03-31

a service of  Schloss Dagstuhl - Leibniz Center for Informatics