Stop the war!
Остановите войну!
for scientists:
default search action
"Verification of gate-level arithmetic circuits by function extraction."
Maciej J. Ciesielski et al. (2015)
- Maciej J. Ciesielski, Cunxi Yu, Walter Brown, Duo Liu, André Rossi:
Verification of gate-level arithmetic circuits by function extraction. DAC 2015: 52:1-52:6
manage site settings
To protect your privacy, all features that rely on external API calls from your browser are turned off by default. You need to opt-in for them to become active. All settings here will be stored as cookies with your web browser. For more information see our F.A.Q.