"A gate level model for CMOS combinational logic circuits with application ..."

Sudhakar M. Reddy, Vishwani D. Agrawal, Sunil K. Jain (1984)

Details and statistics

DOI:

access: closed

type: Conference or Workshop Paper

metadata version: 2012-03-01