"tSS-BO: Scalable Bayesian Optimization for Analog Circuit Sizing via ..."

Tianchen Gu et al. (2024)

> Home

Details and statistics

DOI: —

access: closed

type: Conference or Workshop Paper

metadata version: 2024-06-17

- view
  - electronic edition @ ieee.org
- export record
  dblp key:
  - conf/date/GuWBYYQC024
- ask others
- share record
  persistent URL:
  - https://dblp.org/rec/conf/date/GuWBYYQC024
Tianchen Gu, Jiaqi Wang, Zhaori Bi, Changhao Yan, Fan Yang, Yajie Qin, Tao Cui, Xuan Zeng:
tSS-BO: Scalable Bayesian Optimization for Analog Circuit Sizing via Truncated Subspace Sampling. DATE 2024: 1-6

a service of

manage site settings

To protect your privacy, all features that rely on external API calls from your browser are turned off by default. You need to opt-in for them to become active. All settings here will be stored as cookies with your web browser. For more information see our F.A.Q.