"Automated Verifiability-Driven Design of Approximate Circuits: Exploiting ..."

Zdenek Vasícek, Vojtech Mrazek, Lukás Sekanina (2024)

> Home

Details and statistics

DOI: —

access: closed

type: Conference or Workshop Paper

metadata version: 2024-06-17

- view
  - electronic edition @ ieee.org
- export record
  dblp key:
  - conf/date/VasicekMS24
- ask others
- share record
  persistent URL:
  - https://dblp.org/rec/conf/date/VasicekMS24
Zdenek Vasícek, Vojtech Mrazek, Lukás Sekanina:
Automated Verifiability-Driven Design of Approximate Circuits: Exploiting Error Analysis. DATE 2024: 1-6

a service of

manage site settings

To protect your privacy, all features that rely on external API calls from your browser are turned off by default. You need to opt-in for them to become active. All settings here will be stored as cookies with your web browser. For more information see our F.A.Q.