Stop the war!
Остановите войну!
for scientists:
default search action
"How to Speed-Up Fault-Tolerant Clock Generation in VLSI Systems-on-Chip ..."
Matthias Függer, Andreas Dielacher, Ulrich Schmid (2010)
- Matthias Függer, Andreas Dielacher, Ulrich Schmid:
How to Speed-Up Fault-Tolerant Clock Generation in VLSI Systems-on-Chip via Pipelining. EDCC 2010: 230-239
manage site settings
To protect your privacy, all features that rely on external API calls from your browser are turned off by default. You need to opt-in for them to become active. All settings here will be stored as cookies with your web browser. For more information see our F.A.Q.