"A 2GHz 2-bit Continuous-Time Delta Sigma ADC with 2GHz chopper achieving ..."

Pierluigi Cenci et al. (2022)

> Home

Details and statistics

DOI: 10.1109/ESSCIRC55480.2022.9911312

access: closed

type: Conference or Workshop Paper

metadata version: 2022-11-04

- view
  - electronic edition via DOI
  - unpaywalled version
  authority control:
- export record
  dblp key:
  - conf/esscirc/CenciBBGBRGBSB22
- ask others
- share record
  persistent URL:
  - https://dblp.org/rec/conf/esscirc/CenciBBGBRGBSB22
Pierluigi Cenci, Hans Brekelmans, Shagun Bajoria, Marcello Ganzerli, Bernard Burdiek, Robert Rutten, Yihan Gao, Muhammed Bolatkale, Paul Swinkels, Lucien J. Breems:
A 2GHz 2-bit Continuous-Time Delta Sigma ADC with 2GHz chopper achieving 12nV/sqrt(Hz) 1/f noise at 153kHz and -104.7dBc THD in 30MHz BW. ESSCIRC 2022: 321-324

manage site settings

To protect your privacy, all features that rely on external API calls from your browser are turned off by default. You need to opt-in for them to become active. All settings here will be stored as cookies with your web browser. For more information see our F.A.Q.