"VHDL fault simulation for defect-oriented test and diagnosis of digital ICs."

João Paulo Teixeira et al. (1996)

Details and statistics

DOI: 10.1109/EURDAC.1996.558242

access: closed

type: Conference or Workshop Paper

metadata version: 2023-03-24

a service of  Schloss Dagstuhl - Leibniz Center for Informatics