"Optimizing test time for core-based 3-d integrated circuits by a technique ..."

Manjari Pradhan et al. (2014)

> Home

Details and statistics

DOI: 10.1109/EWDTS.2014.7027044

access: closed

type: Conference or Workshop Paper

metadata version: 2024-05-07

- view
  authority control:
- export record
  dblp key:
  - conf/ewdts/PradhanDGR14
- ask others
- share record
  persistent URL:
  - https://dblp.org/rec/conf/ewdts/PradhanDGR14
Manjari Pradhan, Debesh K. Das, Chandan Giri, Hafizur Rahaman:
Optimizing test time for core-based 3-d integrated circuits by a technique of bi-partitioning. EWDTS 2014: 1-4

manage site settings

To protect your privacy, all features that rely on external API calls from your browser are turned off by default. You need to opt-in for them to become active. All settings here will be stored as cookies with your web browser. For more information see our F.A.Q.