"Teaching HW/SW codesign with a Zynq ARM/FPGA SoC."

Josep Balasch et al. (2018)

> Home

Details and statistics

DOI: 10.1109/EWME.2018.8629481

access: closed

type: Conference or Workshop Paper

metadata version: 2020-10-25

- view
  - electronic edition via DOI
  - unpaywalled version
  authority control:
- export record
  dblp key:
  - conf/ewme/BalaschBBRTV18
- ask others
- share record
  persistent URL:
  - https://dblp.org/rec/conf/ewme/BalaschBBRTV18
Josep Balasch, Arthur Beckers, Dusan Bozilov, Sujoy Sinha Roy, Furkan Turan, Ingrid Verbauwhede:
Teaching HW/SW codesign with a Zynq ARM/FPGA SoC. EWME 2018: 63-66

manage site settings

To protect your privacy, all features that rely on external API calls from your browser are turned off by default. You need to opt-in for them to become active. All settings here will be stored as cookies with your web browser. For more information see our F.A.Q.