"Flexible runtime verification based on logical clock constraints."

Daian Yue, Vania Joloboff, Frédéric Mallet (2016)

> Home

Details and statistics

DOI: 10.1109/FDL.2016.7880366

access: closed

type: Conference or Workshop Paper

metadata version: 2017-06-15

- view
  - electronic edition via DOI
  - unpaywalled version
  authority control:
- export record
  dblp key:
  - conf/fdl/YueJM16
- ask others
- share record
  persistent URL:
  - https://dblp.org/rec/conf/fdl/YueJM16
Daian Yue, Vania Joloboff, Frédéric Mallet:
Flexible runtime verification based on logical clock constraints. FDL 2016: 1-8

manage site settings

To protect your privacy, all features that rely on external API calls from your browser are turned off by default. You need to opt-in for them to become active. All settings here will be stored as cookies with your web browser. For more information see our F.A.Q.