"Design of Configurable Digital Spike Filtering Circuits in 130 nm CMOS ..."

Imran Ali et al. (2019)

> Home

Details and statistics

DOI: 10.1109/FIT47737.2019.00060

access: closed

type: Conference or Workshop Paper

metadata version: 2021-03-02

- view
  - electronic edition via DOI
  - unpaywalled version
  authority control:
- export record
  dblp key:
  - conf/fit/AliYRAL19
- ask others
- share record
  persistent URL:
  - https://dblp.org/rec/conf/fit/AliYRAL19
Imran Ali, Huo Yingge, Muhammad Riaz ur Rehman, Muhammad Asif, Kang-Yoon Lee:
Design of Configurable Digital Spike Filtering Circuits in 130 nm CMOS Process. FIT 2019: 284-286

manage site settings

To protect your privacy, all features that rely on external API calls from your browser are turned off by default. You need to opt-in for them to become active. All settings here will be stored as cookies with your web browser. For more information see our F.A.Q.