"The Formal Design of 1M-gate ASICs."

Ásgeir Th. Eiríksson (1998)

Details and statistics

DOI: 10.1007/3-540-49519-3_5

access: closed

type: Conference or Workshop Paper

metadata version: 2017-05-17

a service of  Schloss Dagstuhl - Leibniz Center for Informatics