"Simplifying Circuits for Formal Verification Using Parametric Representation."

In-Ho Moon et al. (2002)

Details and statistics

DOI: 10.1007/3-540-36126-X_4

access: closed

type: Conference or Workshop Paper

metadata version: 2017-05-17

a service of  Schloss Dagstuhl - Leibniz Center for Informatics