default search action
"200 MS/s ADC implemented in a FPGA employing TDCs."
Harald Homulle, Francesco Regazzoni, Edoardo Charbon (2015)
- Harald Homulle, Francesco Regazzoni, Edoardo Charbon:
200 MS/s ADC implemented in a FPGA employing TDCs. FPGA 2015: 228-235
manage site settings
To protect your privacy, all features that rely on external API calls from your browser are turned off by default. You need to opt-in for them to become active. All settings here will be stored as cookies with your web browser. For more information see our F.A.Q.