"Analyzing and predicting the impact of CAD algorithm noise on FPGA speed ..."

Warren Wai-Kit Shum, Jason Helge Anderson (2012)

> Home

Details and statistics

DOI: 10.1145/2145694.2145711

access: closed

type: Conference or Workshop Paper

metadata version: 2025-01-19

- view
  - electronic edition via DOI
  - unpaywalled version
  authority control:
- export record
  dblp key:
  - conf/fpga/ShumA12
- ask others
- share record
  persistent URL:
  - https://dblp.org/rec/conf/fpga/ShumA12
Warren Wai-Kit Shum, Jason Helge Anderson:
Analyzing and predicting the impact of CAD algorithm noise on FPGA speed performance and power. FPGA 2012: 107-110

manage site settings

To protect your privacy, all features that rely on external API calls from your browser are turned off by default. You need to opt-in for them to become active. All settings here will be stored as cookies with your web browser. For more information see our F.A.Q.