"Productive Hardware Designs using Hybrid HLS-RTL Development."

Blaise Tine et al. (2020)

> Home

Details and statistics

DOI: 10.1145/3373087.3375338

access: closed

type: Conference or Workshop Paper

metadata version: 2020-03-04

- view
  - electronic edition via DOI
  - unpaywalled version
  authority control:
- export record
  dblp key:
  - conf/fpga/TineLVK20
- ask others
- share record
  persistent URL:
  - https://dblp.org/rec/conf/fpga/TineLVK20
Blaise Tine, Seyong Lee, Jeffrey S. Vetter, Hyesoon Kim:
Productive Hardware Designs using Hybrid HLS-RTL Development. FPGA 2020: 311

manage site settings

To protect your privacy, all features that rely on external API calls from your browser are turned off by default. You need to opt-in for them to become active. All settings here will be stored as cookies with your web browser. For more information see our F.A.Q.