"Hardware acceleration of TEA and XTEA algorithms on FPGA, GPU and ..."

Vivek Venugopal, Devu Manikantan Shila (2013)

> Home

Details and statistics

DOI: 10.1145/2435264.2435326

access: closed

type: Conference or Workshop Paper

metadata version: 2025-01-19

- view
  - electronic edition via DOI
  - unpaywalled version
  authority control:
- export record
  dblp key:
  - conf/fpga/VenugopalS13
- ask others
- share record
  persistent URL:
  - https://dblp.org/rec/conf/fpga/VenugopalS13
Vivek Venugopal, Devu Manikantan Shila:
Hardware acceleration of TEA and XTEA algorithms on FPGA, GPU and multi-core processors (abstract only). FPGA 2013: 270

manage site settings

To protect your privacy, all features that rely on external API calls from your browser are turned off by default. You need to opt-in for them to become active. All settings here will be stored as cookies with your web browser. For more information see our F.A.Q.