"Efficient Multiple Constant Multiplication Using DSP Blocks in FPGA."

Ahmet Can Mert et al. (2018)

> Home

Details and statistics

DOI: 10.1109/FPL.2018.00063

access: closed

type: Conference or Workshop Paper

metadata version: 2023-03-24

- view
  authority control:
- export record
  dblp key:
  - conf/fpl/MertAKH18
- ask others
- share record
  persistent URL:
  - https://dblp.org/rec/conf/fpl/MertAKH18
Ahmet Can Mert, Hasan Azgin, Ercan Kalali, Ilker Hamzaoglu:
Efficient Multiple Constant Multiplication Using DSP Blocks in FPGA. FPL 2018: 331-334

manage site settings

To protect your privacy, all features that rely on external API calls from your browser are turned off by default. You need to opt-in for them to become active. All settings here will be stored as cookies with your web browser. For more information see our F.A.Q.