"An FPGA-Based Performance Analysis of the Unrolling, Tiling, and ..."

Giacinto Paolo Saggese et al. (2003)

> Home

Details and statistics

DOI: 10.1007/978-3-540-45234-8_29

access: closed

type: Conference or Workshop Paper

metadata version: 2021-10-14

- view
  - electronic edition via DOI
  - unpaywalled version
  authority control:
- export record
  dblp key:
  - conf/fpl/SaggeseMMS03
- ask others
- share record
  persistent URL:
  - https://dblp.org/rec/conf/fpl/SaggeseMMS03
Giacinto Paolo Saggese, Antonino Mazzeo, Nicola Mazzocca, Antonio G. M. Strollo:
An FPGA-Based Performance Analysis of the Unrolling, Tiling, and Pipelining of the AES Algorithm. FPL 2003: 292-302

manage site settings

To protect your privacy, all features that rely on external API calls from your browser are turned off by default. You need to opt-in for them to become active. All settings here will be stored as cookies with your web browser. For more information see our F.A.Q.