"LORA: A Latency-Oriented Recurrent Architecture for GPT Model on ..."

Zhendong Zheng et al. (2024)

> Home

Details and statistics

DOI: 10.1109/FPL64840.2024.00053

access: closed

type: Conference or Workshop Paper

metadata version: 2025-03-07

- view
  - electronic edition via DOI
  - unpaywalled version
  authority control:
- export record
  dblp key:
  - conf/fpl/ZhengCWGCTWZ24
- ask others
- share record
  persistent URL:
  - https://dblp.org/rec/conf/fpl/ZhengCWGCTWZ24
Zhendong Zheng, Qianyu Cheng, Teng Wang, Lei Gong, Xianglan Chen, Cheng Tang, Chao Wang, Xuehai Zhou:
LORA: A Latency-Oriented Recurrent Architecture for GPT Model on Multi-FPGA Platform with Communication Optimization. FPL 2024: 332-338

manage site settings

To protect your privacy, all features that rely on external API calls from your browser are turned off by default. You need to opt-in for them to become active. All settings here will be stored as cookies with your web browser. For more information see our F.A.Q.