"Sensing Timing Margin Contingencies in the Programmable Fabric of FPGAs."

Arun Iyer et al. (2024)

> Home

Details and statistics

DOI: 10.1109/ICFPT64416.2024.11113452

access: closed

type: Conference or Workshop Paper

metadata version: 2025-09-02

- view
  - electronic edition via DOI
  - unpaywalled version
  authority control:
- export record
  dblp key:
  - conf/fpt/IyerPGR24
- ask others
- share record
  persistent URL:
  - https://dblp.org/rec/conf/fpt/IyerPGR24
Arun Iyer, Nishant Pawar, Dinesh Gaitonde, Nanditha Rao:
Sensing Timing Margin Contingencies in the Programmable Fabric of FPGAs. ICFPT 2024: 1-9

manage site settings

To protect your privacy, all features that rely on external API calls from your browser are turned off by default. You need to opt-in for them to become active. All settings here will be stored as cookies with your web browser. For more information see our F.A.Q.