"FPGA implementation of low-power and high-PSNR DCT/IDCT architecture based ..."

Jianfeng Zhang, Paul Chow, Hengzhu Liu (2015)

> Home

Details and statistics

DOI: 10.1109/FPT.2015.7393139

access: closed

type: Conference or Workshop Paper

metadata version: 2017-05-24

- view
  - electronic edition via DOI
  - unpaywalled version
  authority control:
- export record
  dblp key:
  - conf/fpt/ZhangCL15
- ask others
- share record
  persistent URL:
  - https://dblp.org/rec/conf/fpt/ZhangCL15
Jianfeng Zhang, Paul Chow, Hengzhu Liu:
FPGA implementation of low-power and high-PSNR DCT/IDCT architecture based on adaptive recoding CORDIC. FPT 2015: 128-135

manage site settings

To protect your privacy, all features that rely on external API calls from your browser are turned off by default. You need to opt-in for them to become active. All settings here will be stored as cookies with your web browser. For more information see our F.A.Q.