"Parallel optimization of transistor level circuits using cartesian genetic ..."

Vojtech Mrazek, Zdenek Vasícek (2017)

> Home

Details and statistics

DOI: 10.1145/3067695.3084212

access: closed

type: Conference or Workshop Paper

metadata version: 2019-09-16

- view
  - electronic edition via DOI
  - unpaywalled version
  authority control:
- export record
  dblp key:
  - conf/gecco/MrazekV17
- ask others
- share record
  persistent URL:
  - https://dblp.org/rec/conf/gecco/MrazekV17
Vojtech Mrazek, Zdenek Vasícek:
Parallel optimization of transistor level circuits using cartesian genetic programming. GECCO (Companion) 2017: 1849-1856

manage site settings

To protect your privacy, all features that rely on external API calls from your browser are turned off by default. You need to opt-in for them to become active. All settings here will be stored as cookies with your web browser. For more information see our F.A.Q.