"Modeling and estimating leakage current in series-parallel CMOS networks."

Paulo F. Butzen et al. (2007)

> Home

Details and statistics

DOI: 10.1145/1228784.1228852

access: closed

type: Conference or Workshop Paper

metadata version: 2021-10-14

- view
  - electronic edition via DOI
  - unpaywalled version
  authority control:
- export record
  dblp key:
  - conf/glvlsi/ButzenRKR07
- ask others
- share record
  persistent URL:
  - https://dblp.org/rec/conf/glvlsi/ButzenRKR07
Paulo F. Butzen, André Inácio Reis, Chris H. Kim, Renato P. Ribas:
Modeling and estimating leakage current in series-parallel CMOS networks. ACM Great Lakes Symposium on VLSI 2007: 269-274

manage site settings

To protect your privacy, all features that rely on external API calls from your browser are turned off by default. You need to opt-in for them to become active. All settings here will be stored as cookies with your web browser. For more information see our F.A.Q.