"A memory aware behavioral synthesis tool for real-time VLSI circuits."

Gwenolé Corre et al. (2004)

Details and statistics

DOI: 10.1145/988952.988972

access: closed

type: Conference or Workshop Paper

metadata version: 2018-11-06

a service of  Schloss Dagstuhl - Leibniz Center for Informatics