"Modelling and mitigation of time-zero variability in sub-16nm finfet-based ..."

Matthias Hartmann et al. (2014)

> Home

Details and statistics

DOI: 10.1145/2591513.2591573

access: closed

type: Conference or Workshop Paper

metadata version: 2020-12-29

- view
  - electronic edition via DOI
  - unpaywalled version
  authority control:
- export record
  dblp key:
  - conf/glvlsi/HartmannKARPD14
- ask others
- share record
  persistent URL:
  - https://dblp.org/rec/conf/glvlsi/HartmannKARPD14
Matthias Hartmann, Halil Kükner, Prashant Agrawal, Praveen Raghavan, Liesbet Van der Perre, Wim Dehaene:
Modelling and mitigation of time-zero variability in sub-16nm finfet-based STT-MRAM memories. ACM Great Lakes Symposium on VLSI 2014: 243-244

manage site settings

To protect your privacy, all features that rely on external API calls from your browser are turned off by default. You need to opt-in for them to become active. All settings here will be stored as cookies with your web browser. For more information see our F.A.Q.