"Layout-aware variation evaluation of analog circuits and its validity on ..."

Kota Shinohara et al. (2011)

> Home

Details and statistics

DOI: 10.1145/1973009.1973059

access: closed

type: Conference or Workshop Paper

metadata version: 2020-09-17

- view
  - electronic edition via DOI
  - unpaywalled version
  authority control:
- export record
  dblp key:
  - conf/glvlsi/ShinoharaHLDYN11
- ask others
- share record
  persistent URL:
  - https://dblp.org/rec/conf/glvlsi/ShinoharaHLDYN11
Kota Shinohara, Mihoko Hidaka, Jing Li, Qing Dong, Bo Yang, Shigetoshi Nakatake:
Layout-aware variation evaluation of analog circuits and its validity on op-amp designs. ACM Great Lakes Symposium on VLSI 2011: 247-252

manage site settings

To protect your privacy, all features that rely on external API calls from your browser are turned off by default. You need to opt-in for them to become active. All settings here will be stored as cookies with your web browser. For more information see our F.A.Q.