"Systolic Array based FPGA accelerator for Yolov3-tiny."

Prithvi Velicheti, Sivani Pentapati, Suresh Purini (2022)

> Home

Details and statistics

DOI: 10.1109/HPEC55821.2022.9926371

access: closed

type: Conference or Workshop Paper

metadata version: 2022-11-11

- view
  - electronic edition via DOI
  - unpaywalled version
  authority control:
- export record
  dblp key:
  - conf/hpec/VelichetiPP22
- ask others
- share record
  persistent URL:
  - https://dblp.org/rec/conf/hpec/VelichetiPP22
Prithvi Velicheti, Sivani Pentapati, Suresh Purini:
Systolic Array based FPGA accelerator for Yolov3-tiny. HPEC 2022: 1-2

manage site settings

To protect your privacy, all features that rely on external API calls from your browser are turned off by default. You need to opt-in for them to become active. All settings here will be stored as cookies with your web browser. For more information see our F.A.Q.