"Reducing the Interconnection Length for 3D Fault-Tolerant Processor Arrays."

Guiyuan Jiang et al. (2014)

> Home

Details and statistics

DOI: 10.1007/978-3-319-11197-1_38

access: closed

type: Conference or Workshop Paper

metadata version: 2017-05-26

- view
  - electronic edition via DOI
  - unpaywalled version
  authority control:
- export record
  dblp key:
  - conf/ica3pp/JiangWSZ14
- ask others
- share record
  persistent URL:
  - https://dblp.org/rec/conf/ica3pp/JiangWSZ14
Guiyuan Jiang, Jigang Wu, Jizhou Sun, Longting Zhu:
Reducing the Interconnection Length for 3D Fault-Tolerant Processor Arrays. ICA3PP (1) 2014: 497-510

manage site settings

To protect your privacy, all features that rely on external API calls from your browser are turned off by default. You need to opt-in for them to become active. All settings here will be stored as cookies with your web browser. For more information see our F.A.Q.