"VLSI architecture for datapath integration of arithmetic over GF(2 ..."

Wolfram Drescher, Kay Bachmann, Gerhard P. Fettweis (1997)

> Home

Details and statistics

DOI: 10.1109/ICASSP.1997.599847

access: closed

type: Conference or Workshop Paper

metadata version: 2023-03-23

- view
  authority control:
- export record
  dblp key:
  - conf/icassp/DrescherBF97
- ask others
- share record
  persistent URL:
  - https://dblp.org/rec/conf/icassp/DrescherBF97
Wolfram Drescher, Kay Bachmann, Gerhard P. Fettweis:
VLSI architecture for datapath integration of arithmetic over GF(2 ^m) on digital signal processors. ICASSP 1997: 631-634

manage site settings

To protect your privacy, all features that rely on external API calls from your browser are turned off by default. You need to opt-in for them to become active. All settings here will be stored as cookies with your web browser. For more information see our F.A.Q.