"Parallel global elimination algorithm and architecture design for fast ..."

Yu-Wen Huang, Chen-Han Tsai, Liang-Gee Chen (2004)

> Home

Details and statistics

DOI: 10.1109/ICASSP.2004.1327070

access: closed

type: Conference or Workshop Paper

metadata version: 2020-06-22

- view
  - electronic edition via DOI
  - unpaywalled version
  authority control:
- export record
  dblp key:
  - conf/icassp/HuangTC04a
- ask others
- share record
  persistent URL:
  - https://dblp.org/rec/conf/icassp/HuangTC04a
Yu-Wen Huang, Chen-Han Tsai, Liang-Gee Chen:
Parallel global elimination algorithm and architecture design for fast block matching motion estimation. ICASSP (5) 2004: 153-156

manage site settings

To protect your privacy, all features that rely on external API calls from your browser are turned off by default. You need to opt-in for them to become active. All settings here will be stored as cookies with your web browser. For more information see our F.A.Q.