"Algorithms and architecture of a VLSI signal processor for ANSI standard ..."

Taiho Koh et al. (1989)

> Home

Details and statistics

DOI: 10.1109/ICASSP.1989.266967

access: closed

type: Conference or Workshop Paper

metadata version: 2024-11-12

- view
  - electronic edition via DOI
  - unpaywalled version
  authority control:
- export record
  dblp key:
  - conf/icassp/KohAHWCWLGDKCSW89
- ask others
- share record
  persistent URL:
  - https://dblp.org/rec/conf/icassp/KohAHWCWLGDKCSW89
Taiho Koh, Oscar E. Agazzi, Syed S. Haider, Robert W. Walden, Daniel R. Cassiday, Gene A. Wilson, T. Mariano Lalumia, Christine M. Gerveshi, M. R. Dwarakanath, Jitendra Kumar, Ronald E. Crochiere, Robert F. Shaw, Ralph A. Wilson III, William R. McDonald, Noah L. Gottfried, Nallepilli S. Ramesh, M. L. Heisakanen, Rob B. Blake Jr.:
Algorithms and architecture of a VLSI signal processor for ANSI standard ISDN transceiver. ICASSP 1989: 2468-2471

manage site settings

To protect your privacy, all features that rely on external API calls from your browser are turned off by default. You need to opt-in for them to become active. All settings here will be stored as cookies with your web browser. For more information see our F.A.Q.