"FPGA implementation of 64 bit Secure Force algorithm using full ..."

Shujaat Khan et al. (2015)

> Home

Details and statistics

DOI: 10.1109/ICCSCE.2015.7482148

access: closed

type: Conference or Workshop Paper

metadata version: 2022-10-02

- view
  - electronic edition via DOI
  - unpaywalled version
  authority control:
- export record
  dblp key:
  - conf/iccsce/KhanIAKE15
- ask others
- share record
  persistent URL:
  - https://dblp.org/rec/conf/iccsce/KhanIAKE15
Shujaat Khan, Muhammad Sohail Ibrahim, Haseeb Amjad, Kafeel Ahmed Khan, Mansoor Ebrahim:
FPGA implementation of 64 bit Secure Force algorithm using full loop-unroll architecture. ICCSCE 2015: 1-6

manage site settings

To protect your privacy, all features that rely on external API calls from your browser are turned off by default. You need to opt-in for them to become active. All settings here will be stored as cookies with your web browser. For more information see our F.A.Q.