"A Low Latency Hardware Implementation Architecture for Polar Code."

Minnan Liu, Chaofan Chen, Yongfeng Ma (2019)

> Home

Details and statistics

DOI: 10.1109/ICCT46805.2019.8947244

access: closed

type: Conference or Workshop Paper

metadata version: 2020-01-16

- view
  - electronic edition via DOI
  - unpaywalled version
  authority control:
- export record
  dblp key:
  - conf/icct/LiuCM19
- ask others
- share record
  persistent URL:
  - https://dblp.org/rec/conf/icct/LiuCM19
Minnan Liu, Chaofan Chen, Yongfeng Ma:
A Low Latency Hardware Implementation Architecture for Polar Code. ICCT 2019: 1443-1448

manage site settings

To protect your privacy, all features that rely on external API calls from your browser are turned off by default. You need to opt-in for them to become active. All settings here will be stored as cookies with your web browser. For more information see our F.A.Q.