"A new hardware efficient reconfigurable fir filter architecture suitable ..."

Asgar Abbaszadeh, Anasystem Azerbaijan, Khosrov Dabbagh-Sadeghipour (2011)

> Home

Details and statistics

DOI: 10.1109/ICDSP.2011.6004958

access: closed

type: Conference or Workshop Paper

metadata version: 2021-02-04

- view
  - electronic edition via DOI
  - unpaywalled version
  authority control:
- export record
  dblp key:
  - conf/icdsp/AbbaszadehAD11
- ask others
- share record
  persistent URL:
  - https://dblp.org/rec/conf/icdsp/AbbaszadehAD11
Asgar Abbaszadeh, Anasystem Azerbaijan, Khosrov Dabbagh-Sadeghipour:
A new hardware efficient reconfigurable fir filter architecture suitable for FPGA applications. DSP 2011: 1-4

manage site settings

To protect your privacy, all features that rely on external API calls from your browser are turned off by default. You need to opt-in for them to become active. All settings here will be stored as cookies with your web browser. For more information see our F.A.Q.