Stop the war!

Остановите войну!

for scientists:

default search action

combined dblp search
author search
venue search
publication search

ask others

"Instruction-driven timing CPU model for efficient embedded software ..."

Felipe Rosa et al. (2013)

> Home

Details and statistics

DOI: 10.1109/ICECS.2013.6815549

access: closed

type: Conference or Workshop Paper

metadata version: 2022-10-13

- view
  - electronic edition via DOI
  - unpaywalled version
  authority control:
- export record
  dblp key:
  - conf/icecsys/RosaORS13
- ask others
- share record
  persistent URL:
  - https://dblp.org/rec/conf/icecsys/RosaORS13
Felipe Rosa, Luciano Ost, Ricardo Reis, Gilles Sassatelli:
Instruction-driven timing CPU model for efficient embedded software development using OVP. ICECS 2013: 855-858

a service of

manage site settings

To protect your privacy, all features that rely on external API calls from your browser are turned off by default. You need to opt-in for them to become active. All settings here will be stored as cookies with your web browser. For more information see our F.A.Q.