"Optimized 8-level turbo encoder algorithm and VLSI architecture for LTE."

Ardimas Andi Purwita, Arnaud A. A. Setio, Trio Adiono (2011)

> Home

Details and statistics

DOI: 10.1109/ICEEI.2011.6021508

access: closed

type: Conference or Workshop Paper

metadata version: 2020-03-27

- view
  - electronic edition via DOI
  - unpaywalled version
  authority control:
- export record
  dblp key:
  - conf/iceei/PurwitaSA11
- ask others
- share record
  persistent URL:
  - https://dblp.org/rec/conf/iceei/PurwitaSA11
Ardimas Andi Purwita, Arnaud A. A. Setio, Trio Adiono:
Optimized 8-level turbo encoder algorithm and VLSI architecture for LTE. ICEEI 2011: 1-6

manage site settings

To protect your privacy, all features that rely on external API calls from your browser are turned off by default. You need to opt-in for them to become active. All settings here will be stored as cookies with your web browser. For more information see our F.A.Q.