"A Note on Designing Logical Circuits Using SAT."

Giovani Gomez Estrada (2003)

> Home

Details and statistics

DOI: 10.1007/3-540-36553-2_37

access: closed

type: Conference or Workshop Paper

metadata version: 2017-05-17

- view
  - electronic edition via DOI
  - unpaywalled version
  authority control:
- export record
  dblp key:
  - conf/ices/Estrada03
- ask others
- share record
  persistent URL:
  - https://dblp.org/rec/conf/ices/Estrada03
Giovani Gomez Estrada:
A Note on Designing Logical Circuits Using SAT. ICES 2003: 410-421

manage site settings

To protect your privacy, all features that rely on external API calls from your browser are turned off by default. You need to opt-in for them to become active. All settings here will be stored as cookies with your web browser. For more information see our F.A.Q.