"Architecture and Applications for an All-FPGA Parallel Computer."

Yamuna Rajasekhar, Ron Sass (2012)

> Home

Details and statistics

DOI: 10.1109/ICPPW.2012.22

access: closed

type: Conference or Workshop Paper

metadata version: 2023-03-24

- view
  authority control:
- export record
  dblp key:
  - conf/icppw/RajasekharS12
- ask others
- share record
  persistent URL:
  - https://dblp.org/rec/conf/icppw/RajasekharS12
Yamuna Rajasekhar, Ron Sass:
Architecture and Applications for an All-FPGA Parallel Computer. ICPP Workshops 2012: 157-164

manage site settings

To protect your privacy, all features that rely on external API calls from your browser are turned off by default. You need to opt-in for them to become active. All settings here will be stored as cookies with your web browser. For more information see our F.A.Q.