"FPGA Demonstrator of a Programmable Ultra-Efficient Memristor-Based ..."

Martin Foltin et al. (2019)

> Home

Details and statistics

DOI: 10.1109/ICRC.2019.8914705

access: closed

type: Conference or Workshop Paper

metadata version: 2021-10-14

- view
  - electronic edition via DOI
  - unpaywalled version
  authority control:
- export record
  dblp key:
  - conf/icrc/FoltinAASKACKLM19
- ask others
- share record
  persistent URL:
  - https://dblp.org/rec/conf/icrc/FoltinAASKACKLM19
Martin Foltin, Glaucimar Aguiar, Rodrigo Antunes, Plínio Silveira, Gustavo Knuppe, Joao Ambrosi, Soumitra Chatterjee, Jitendra Onkar Kolhe, Sunil Lakshiminarashimha, Dejan S. Milojicic, John Paul Strachan, Craig Warner, Amit Sharma, Eddie Lee, Sai Rahul Chalamalasetti, Chris Brueggen, Charles Williams, Nathaniel Jansen, Felipe Saenz, Luis Federico Li:
FPGA Demonstrator of a Programmable Ultra-Efficient Memristor-Based Machine Learning Inference Accelerator. ICRC 2019: 44-53

manage site settings

To protect your privacy, all features that rely on external API calls from your browser are turned off by default. You need to opt-in for them to become active. All settings here will be stored as cookies with your web browser. For more information see our F.A.Q.