"A new efficient reduction scheme to implement tree multipliers on FPGAs."

Khaldoon Moosa Mhaidat, Abdulmughni Y. Hamzah (2014)

> Home

Details and statistics

DOI: 10.1109/IDT.2014.7038609

access: closed

type: Conference or Workshop Paper

metadata version: 2021-09-09

- view
  - electronic edition via DOI
  - unpaywalled version
  authority control:
- export record
  dblp key:
  - conf/idt/MhaidatH14
- ask others
- share record
  persistent URL:
  - https://dblp.org/rec/conf/idt/MhaidatH14
Khaldoon Moosa Mhaidat, Abdulmughni Y. Hamzah:
A new efficient reduction scheme to implement tree multipliers on FPGAs. IDT 2014: 180-184

manage site settings

To protect your privacy, all features that rely on external API calls from your browser are turned off by default. You need to opt-in for them to become active. All settings here will be stored as cookies with your web browser. For more information see our F.A.Q.