"FPGA based novel voltage balancing technique for series input boost ..."

Anwesha Mukhopadhyay, Santanu Mishra (2017)

> Home

Details and statistics

DOI: 10.1109/IECON.2017.8216198

access: closed

type: Conference or Workshop Paper

metadata version: 2022-04-09

- view
  - electronic edition via DOI
  - unpaywalled version
  authority control:
- export record
  dblp key:
  - conf/iecon/MukhopadhyayM17a
- ask others
- share record
  persistent URL:
  - https://dblp.org/rec/conf/iecon/MukhopadhyayM17a
Anwesha Mukhopadhyay, Santanu Mishra:
FPGA based novel voltage balancing technique for series input boost pre-regulator. IECON 2017: 1160-1165

manage site settings

To protect your privacy, all features that rely on external API calls from your browser are turned off by default. You need to opt-in for them to become active. All settings here will be stored as cookies with your web browser. For more information see our F.A.Q.